Pinouts of Connectors

144 pin SO DIMM connector pinout

layout
schematic diagram
add this page to bookmarks

144 pin SO SIMM connector  at the computer
Pin Normal ECC Description
1 VSS VSS Ground
2 VSS VSS Ground
3 DQ0 DQ0 Data 0
4 DQ32 DQ32 Data 32
5 DQ1 DQ1 Data 1
6 DQ33 DQ33 Data 33
7 DQ2 DQ2 Data 2
8 DQ34 DQ34 Data 34
9 DQ3 DQ3 Data 3
10 DQ35 DQ35 Data 35
11 VCC VCC +5 VDC
12 VCC VCC +5 VDC
13 DQ4 DQ4 Data 4
14 DQ36 DQ36 Data 36
15 DQ5 DQ5 Data 5
16 DQ37 DQ37 Data 37
17 DQ6 DQ6 Data 6
18 DQ38 DQ38 Data 38
19 DQ7 DQ7 Data 7
20 DQ39 DQ39 Data 39
21 VSS VSS Ground
22 VSS VSS Ground
23 /CAS0 /CAS0 Column Address Strobe 0
24 /CAS4 /CAS4 Column Address Strobe 4
25 /CAS1 /CAS1 Column Address Strobe 1
26 /CAS5 /CAS5 Column Address Strobe 5
27 VCC VCC +5 VDC
28 VCC VCC +5 VDC
29 A0 A0 Address 0
30 A3 A3 Address 3
31 A1 A1 Address 1
32 A4 A4 Address 4
33 A2 A2 Address 2
34 A5 A5 Address 5
35 VSS VSS Ground
36 VSS VSS Ground
37 DQ8 DQ8 Data 8
38 DQ40 DQ40 Data 40
39 DQ9 DQ9 Data 9
40 DQ41 DQ41 Data 41
41 DQ10 DQ10 Data 10
42 DQ42 DQ42 Data 42
43 DQ11 DQ11 Data 11
44 DQ43 DQ43 Data 43
45 VCC VCC +5 VDC
46 VCC VCC +5 VDC
47 DQ12 DQ12 Data 12
48 DQ44 DQ44 Data 44
49 DQ13 DQ13 Data 13
50 DQ45 DQ45 Data 45
51 DQ14 DQ14 Data 14
52 DQ46 DQ46 Data 46
53 DQ15 DQ15 Data 15
54 DQ47 DQ47 Data 47
55 VSS VSS Ground
56 VSS VSS Ground
57 n/c CB0  
58 n/c CB4  
59 n/c CB1  
60 n/c CB5  
61 DU DU Don't use
62 DU DU Don't use
63 VCC VCC +5 VDC
64 VCC VCC +5 VDC
65 DU DU Don't use
66 DU DU Don't use
67 /WE /WE Read/Write
68 n/c n/c Not connected
69 /RAS0 /RAS0 Row Address Strobe 0
70 n/c n/c Not connected
71 /RAS1 /RAS1 Row Address Strobe 1
72 n/c n/c Not connected
73 /OE /OE  
74 n/c n/c Not connected
75 VSS VSS Ground
76 VSS VSS Ground
77 n/c CB2  
78 n/c CB6  
79 n/c CB3  
80 n/c CB7  
81 VCC VCC +5 VDC
82 VCC VCC +5 VDC
83 DQ16 DQ16 Data 16
84 DQ48 DQ48 Data 48
85 DQ17 DQ17 Data 17
86 DQ49 DQ49 Data 49
87 DQ18 DQ18 Data 18
88 DQ50 DQ50 Data 50
89 DQ19 DQ19 Data 19
90 DQ51 DQ51 Data 51
91 VSS VSS Ground
92 VSS VSS Ground
93 DQ20 DQ20 Data 20
94 DQ52 DQ52 Data 52
95 DQ21 DQ21 Data 21
96 DQ53 DQ53 Data 53
97 DQ22 DQ22 Data 22
98 DQ54 DQ54 Data 54
99 DQ23 DQ23 Data 23
100 DQ55 DQ55 Data 55
101 VCC VCC +5 VDC
102 VCC VCC +5 VDC
103 A6 A6 Address 6
104 A7 A7 Address 7
105 A8 A8 Address 8
106 A11 A11 Address 11
107 VSS VSS Ground
108 VSS VSS Ground
109 A9 A9 Address 9
110 A12 A12 Address 12
111 A10 A10 Address 10
112 A13 A13 Address 13
113 VCC VCC +5 VDC
114 VCC VCC +5 VDC
115 /CAS2 /CAS2 Column Address Strobe 2
116 /CAS6 /CAS6 Column Address Strobe 6
117 /CAS3 /CAS3 Column Address Strobe 3
118 /CAS7 /CAS7 Column Address Strobe 7
119 VSS VSS Ground
120 /VSS /VSS Ground
121 DQ24 DQ24 Data 24
122 DQ56 DQ56 Data 56
123 DQ25 DQ25 Data 25
124 DQ57 DQ57 Data 57
125 DQ26 DQ26 Data 26
126 DQ58 DQ58 Data 58
127 DQ27 DQ27 Data 27
128 DQ59 DQ59 Data 59
129 VCC VCC +5 VDC
130 VCC VCC +5 VDC
131 DQ28 DQ28 Data 28
132 DQ60 DQ60 Data 60
133 DQ29 DQ29 Data 29
134 DQ61 DQ61 Data 61
135 DQ30 DQ30 Data 30
136 DQ62 DQ62 Data 62
137 DQ31 DQ31 Data 31
138 DQ63 DQ63 Data 63
139 VSS VSS Ground
140 VSS VSS Ground
141 SDA SDA  
142 SCL SCL  
143 VCC VCC +5 VDC
144 VCC VCC +5 VDC

This information should be correct, but may be not. You can help us to improve this webpage!
You can confirm this document to be correct (be careful), or report an error in document (error may be described in the following webpage). Result of your submission will be used for calculating document status shown at the bottom of this page.
Pinouts.ru > Pinouts of different memory connectors >  Pinout of 144 pin SO DIMM connector and layout of 144 pin SO SIMM connector

Source(s): Various productsheets at IBM Memory Products, from Hardware Book, Mark Brown
Document status: unknown
mark as erroneous!
mark as correct		 0 report(s)
Click one of this links to change document status.
[Discuss at the forum] [Back to index] [Add new pinout]
[Report an error or update]
This information is maintained by pinouts.ru team and provided as a guideline only.
Efforts have been made to ensure it is correct, but it is the responsibility of the user
to verify the data is correct for their application.
105 hits since February 11, 2005